t
tianyixue

Tuna

@tianyixue

Computer Engineering Student

Vereinigte Staaten
Englisch
Einige Informationen werden in englischer Sprache angezeigt.
Über mich
I am a Computer Engineering student at UC Santa Barbara with hands-on knowledge of RTL design, simulation, and verification for FPGA and ASIC applications. I have experience developing and testing digital logic using SystemVerilog, including finite-state machines, communication interfaces, arbitration logic, and data-processing modules. I am a rapid learner dedicated to building reliable, efficient hardware systems and expanding my expertise in digital design and computer architecture.... Mehr lesen

Kompetenzen

t
tianyixue
Tuna
offline • 

Meine Dienstleistungen

Eingebettete Systeme & Internet der Dinge
I will design rtl, simulate rtl code, or use codex for design