p
poornachandra_r

Poorna

@poornachandra_r
Indien
Englisch
Einige Informationen werden in englischer Sprache angezeigt.
Über mich
I'm a freelance VLSI engineer with experience in digital design, RTL coding, and functional verification for ASIC and FPGA projects. I specialize in end-to-end hardware development, from architecture design to verification and synthesis, with strong expertise in Verilog, SystemVerilog, UVM, and industry-standard EDA tools like Synopsys, Cadence, and Mentor Graphics. Whether you need support with RTL design and testbench creation ... Mehr lesen

Kompetenzen

p
poornachandra_r
Poorna
offline • 

Meine Dienstleistungen

Programmierung & Technik
I will do rtl design and verification using verilog, systemverilog