Einige Informationen werden in englischer Sprache angezeigt.
Über mich
Weclome
I design and debug FPGA logic for Xilinx Artix-7 boards using Verilog and Vivado. I focus on this one chip family, so I understand its clocking, I/O banks, constraints and timing reports.
Every order includes source code, a self-checking testbench, XDC constraints, and Vivado timing and utilization reports.
I specialize in interface cores such as UART, SPI and I2C. I confirm the scope before starting and deliver tested work. I do not take academic assignments. Send me your specification and board details.... Mehr lesen