Kategorien durchsuchen
Entdecken
Fiverr Pro
Deutsch
$
USD
I will develop fpga verilog rtl designs and digital logic projects
FPGA Verilog PCB Embedded Systems Engineer
I design and build embedded systems, FPGA and digital logic projects, and custom PCBs, from Verilog RTL and Arduino/ESP32 firmware to KiCad and Altium board layouts. My tools include Verilog, VHDL, Xi...
Über diesen Service
Need someone who can handle your FPGA, Verilog, SystemVerilog, or Digital Logic project correctly the first time?
I specialize in hardware development, FPGA programming, and IP core creation using Verilog and SystemVerilog. This gig covers building, implementing, and testing FPGA-based solutions, from basic digital logic to RISC processors and custom IP cores.
I work hands-on with Arty A7, Nexys A7, and Zybo FPGA boards and can implement your project directly on these platforms. That includes translating your specification into RTL, developing and integrating IP cores, debugging functionality, running simulation analysis, and writing User Constraint Files (UCF) for your target board.
Services I offer:
- Logic gate coding
- Timing diagrams
- Block schematics
- Finite state machines (FSMs)
- Arithmetic state machines (ASMs)
- Truth tables
- Testbenches
- RTL implementation
- RISC processor builds
- Custom IP core development
- User Constraint Files (UCF)
Tools I use:
- Vivado
- ModelSim
- Xilinx ISE
- Logisim
- MATLAB
Message me with your requirements or assignment sheet before ordering, and I'll confirm scope and timeline so there are no surprises.
Mein Portfolio
Meine weiteren Dienstleistungen im Bereich Elektrotechnik
FAQ
Can you work with my specific FPGA board (Arty A7, Nexys A7, Zybo, Basys, DE10, etc.)?
Yes. Send me your board and I'll confirm compatibility before you order. If simulation-only (no physical board testing) is enough for your assignment, that's also an option and keeps things faster and cheaper.
. Can you debug or fix code I already wrote instead of writing it from scratch?
Yes, I can review and debug existing Verilog/SystemVerilog code. Send it over first so I can confirm the scope and quote accordingly, since debugging existing code is priced differently than a new build.
Will you explain the code to me, or do I need to understand it myself for a viva/demo?
I write clean, commented code by default. If you need to walk through it or defend it live (viva, demo, interview prep), that's covered in my Premium package, which includes a short recorded explanation or message me and we can arrange it separately.
